

Title: Latency in fault-tolerant quantum computing with local, two-dimensional architecture

Date: Jun 16, 2007 04:20 PM

URL: <http://pirsa.org/07060065>

Abstract:

Fault-tolerant quantum computing

Fault tolerant design allows for arbitrarily long quantum computation

- Key elements:
- Quantum error correcting codes
 - Concatenation

If the physical error is below a certain threshold, the logical error is strongly suppressed

$$\epsilon_l = \epsilon_{th} \left(\frac{\epsilon_{phys}}{\epsilon_{th}} \right)^{2^k}$$

for k levels of concatenation

Fault-tolerant quantum computing

Fault tolerant design allows for arbitrarily long quantum computation

- Key elements:
- Quantum error correcting codes
 - Concatenation

If the physical error is below a certain threshold, the logical error is strongly suppressed

$$\epsilon_l = \epsilon_{th} \left(\frac{\epsilon_{phys}}{\epsilon_{th}} \right)^{2^k}$$

for k levels of concatenation


Latency

Concatenation reduces the error rate, but the price is paid in size and *latency*

The recursive structure of concatenated codes yields an exponential growth in resource usage

The exact overhead will depend on the details of the implementation, such as the quantum code used and the architectural constraints

Concatenation and latency



Latency in Error Correction

Basic form:

- prepare ancilla qubits
 - interact with data qubits
 - measure ancilla
- } 3 timesteps

Typically:

- ancilla preparation requires at least 2 or more timesteps
- interaction with data qubits may require more than 1 timestep (e.g., CSS codes)

9-qubit Bacon Shor code

q_1	q_2	q_3
q_4	q_5	q_6
q_7	q_8	q_9

Logical operators

$$Z_L = Z_1 Z_4 Z_7$$

$$X_L = X_1 X_2 X_3$$

The state of a qubit is encoded in a subsystem of the subspace stabilized by the operators

Stabilizer
operators

$$S_1 = X_1 X_2 X_3 X_4 X_5 X_6$$

$$S_2 = X_4 X_5 X_6 X_7 X_8 X_9$$

$$S_3 = Z_1 Z_2 Z_4 Z_5 Z_7 Z_8$$

$$S_4 = Z_2 Z_3 Z_5 Z_6 Z_8 Z_9$$

- This code protects against arbitrary one qubit errors
- Furthermore, the subsystem encoding feature allows for certain two qubit errors to act trivially on the encoded information

Error correction


Aliferis, Cross

Phys. Rev. Lett. 98, 220502 (2007)


- The error information (error syndrome) can be fault tolerantly extracted using simple circuits
- Ancilla state does not require verification

Ran in parallel for all 3 columns

$$|+\rangle = \frac{|0\rangle + |1\rangle}{\sqrt{2}}$$



Extracts information about **Z** errors



Ran in parallel for all 3 rows

Extracts information about **X** errors

EC latency: 6 timesteps

Local, 2-d architecture

- Svore, DiVincenzo, Terhal: 7-qubit Steane code, embedded in a 6x8 qubit array (EC requires 27 timesteps)
(Quantum. Inf. Comput. 7, 297(2007))
- 9-qubit code: embedded in a 7x7 array, dummy qubits used for ancilla preparation and measurement, and qubit transport.
- EC is performed in **7 timesteps**
- Encoded gates:

CNOT	9 timesteps
SWAP	7 timesteps
Hadamard	5 timesteps
$\{ 0\rangle, +\rangle\}$ – prep.	9 timesteps

Error correction sequence

Timestep: 1


O	O	$P_Z(a1)$	$P_X(a2)$	O	O	O
O	$d1$	O	$d2$	O	$d3$	O
O	O	$P_Z(a4)$	$P_X(a5)$	O	O	$P_X(a16)$
$P_Z(a11)$	$d4$	O	$d5$	O	$d6$	$P_Z(a17)$
$P_X(a12)$	O	$P_Z(a14)$	O	O	O	O
O	$d7$	$P_X(a15)$	$d8$	O	$d9$	O
O	O	O	$P_X(a8)$	$P_Z(a9)$	O	O

a_i : ancilla qubit
 \Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Error correction sequence

Timestep: 2




a_i : ancilla qubit
 \Leftrightarrow : SWAP gate
 \rightarrow : CNOT gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Error correction sequence

Timestep: 3




a_i : ancilla qubit
 \Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Error correction sequence

Timestep: 4




a_i : ancilla qubit
 \Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Error correction sequence

Timestep: 5



a_i : ancilla qubit
 \Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Error correction sequence

Timestep: 6

O	O	O	O	O	$M_Z(a3)$	O
$M_X(a10)$	$d1$	$a13$	\rightarrow	$d2$	O	$d3$
O	O	O	O	O	$M_Z(a6)$	O
$M_X(a11)$	$d4$	O	$d5$	O	$d6$	O
O	O	O	$M_X(a14)$	O	O	O
O	$d7$		$d8$	O	$d9$	$M_X(a14)$
O	$M_Z(a7)$	O	O	O	O	O

a_i : ancilla qubit
 \Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Error correction sequence

Timestep: 7

O	O	O	O	O	O	O
O	$d1$	$M_X(a13)$	$d2$	O	$d3$	O
O	O	O	O	O	O	O
O	$d4$	O	$d5$	O	$d6$	O
O	O	O	O	O	O	O
O	$d7$	O	$d8$	O	$d9$	O
O	O	O	O	O	O	O

a_i : ancilla qubit
 \Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

P_X : preparation of qubit in state $|+\rangle$
 P_Z : preparation of qubit in state $|0\rangle$
 M_X : measurement of qubit in X basis
 M_Z : measurement of qubit in Z basis

Encoded CNOT

Timestep: 0

O	O	O	O	O	O	O
O	$d1$	O	$d2$	O	$d3$	O
O	O	O	O	O	O	O
O	$d4$	O	$d5$	O	$d6$	O
O	O	O	O	O	O	O
O	$d7$	O	$d8$	O	$d9$	O
O	O	O	O	O	O	O

Block 1
(control)

O	O	O	O	O	O	O
O	$d1$	O	$d2$	O	$d3$	O
O	O	O	O	O	O	O
O	$d4$	O	$d5$	O	$d6$	O
O	O	O	O	O	O	O
O	$d7$	O	$d8$	O	$d9$	O
O	O	O	O	O	O	O

Block 2
(target)

\Leftrightarrow : SWAP gate
 \rightarrow : CNOT gate

Encoded CNOT

Timestep: 1

O	$d1$	O	$d2$	O	$d3$	O
	$\uparrow\downarrow$		$\uparrow\downarrow$		$\uparrow\downarrow$	
O	O	O	O	O	O	O
O	$d4$	O	$d5$	O	$d6$	O
	$\uparrow\downarrow$		$\uparrow\downarrow$		$\uparrow\downarrow$	
O	O	O	O	O	O	O
O	$d7$	O	$d8$	O	$d9$	O
	$\uparrow\downarrow$		$\uparrow\downarrow$		$\uparrow\downarrow$	
O	O	O	O	O	O	O
O	O	O	O	O	O	O

Block 1
(control)

O	O	O	O	O	O	O	O		
$d1$	\Leftrightarrow	O	$d2$	\Leftrightarrow	O	$d3$	\Leftrightarrow	O	O
O	O	O	O	O	O	O	O	O	
$d4$	\Leftrightarrow	O	$d5$	\Leftrightarrow	O	$d6$	\Leftrightarrow	O	O
O	O	O	O	O	O	O	O	O	
$d7$	\Leftrightarrow	O	$d8$	\Leftrightarrow	O	$d9$	\Leftrightarrow	O	O
O	O	O	O	O	O	O	O	O	
O	O	O	O	O	O	O	O	O	

Block 2
(target)

\Leftrightarrow : SWAP gate
 \rightarrow : CNOT gate

Encoded CNOT

Timestep: 5

$d1$	$d2$
$d1$	$d2$
$d4$	$d5$
$d4$	$d5$
$d7$	$d8$
$d7$	$d8$

$d3$	$d6$	$d9$						
$d3$	$d6$	$d9$						
$d6$	$d9$							
$d6$	$d9$							
$d9$								
$d9$								
$d9$								
$d9$								
$d9$								

Block 1
(control)

Block 2
(target)

\Leftrightarrow : SWAP gate
 \rightarrow : CNOT gate

Encoded CNOT

Timestep: 7

o	o	$d1 \Leftrightarrow o$	$d2 \Leftrightarrow o$	$d3 \Leftrightarrow$	o	o	o	o	o	o	o
o	o	$o \Leftrightarrow o$	$o \Leftrightarrow o$	$d1 \Leftrightarrow$	o	$\Leftrightarrow d2$	$o \Leftrightarrow o$	$d3 \Leftrightarrow$	o	o	o
o	o	$d4 \Leftrightarrow o$	$d5 \Leftrightarrow o$	$d6 \Leftrightarrow$	o	$\Leftrightarrow d5$	$o \Leftrightarrow o$	$d6 \Leftrightarrow$	o	o	o
o	o	$o \Leftrightarrow o$	$o \Leftrightarrow o$	$d4 \Leftrightarrow$	o	$\Leftrightarrow d7$	$o \Leftrightarrow o$	$d7 \Leftrightarrow$	o	o	o
o	o	$d7 \Leftrightarrow o$	$d8 \Leftrightarrow o$	$d9 \Leftrightarrow$	o	$\Leftrightarrow d8$	$o \Leftrightarrow o$	$d9 \Leftrightarrow$	o	o	o
o	o	$o \Leftrightarrow o$	$o \Leftrightarrow o$	$d7 \Leftrightarrow$	o	$\Leftrightarrow d9$	$o \Leftrightarrow o$	$d9 \Leftrightarrow$	o	o	o
o	o	$o \Leftrightarrow o$	$o \Leftrightarrow o$	$o \Leftrightarrow o$	o	$\Leftrightarrow o$	$o \Leftrightarrow o$	$o \Leftrightarrow o$	o	o	o

Block 1
(control)

Block 2
(target)

\Leftrightarrow : SWAP gate
 \rightarrow : CNOT gate

Encoded CNOT

Timestep: 9

O	O	O	O	O	O	O
	$\hat{\uparrow}$		$\hat{\uparrow}$		$\hat{\uparrow}$	
O	$d1$	O	$d2$	O	$d3$	O
O	O	O	O	O	O	O
	$\hat{\uparrow}$		$\hat{\uparrow}$		$\hat{\uparrow}$	
O	$d4$	O	$d5$	O	$d6$	O
O	O	O	O	O	O	O
	$\hat{\uparrow}$		$\hat{\uparrow}$		$\hat{\uparrow}$	
O	$d7$	O	$d8$	O	$d9$	O
O	O	O	O	O	O	O

Block 1
(control)

O	O	O	O	O	O	O
\Leftrightarrow	$d1$	\Leftrightarrow	$d2$	\Leftrightarrow	$d3$	O
O	O	O	O	O	O	O
\Leftrightarrow	$d4$	\Leftrightarrow	$d5$	\Leftrightarrow	$d6$	O
O	O	O	O	O	O	O
\Leftrightarrow	$d7$	\Leftrightarrow	$d8$	\Leftrightarrow	$d9$	O
O	O	O	O	O	O	O

Block 2
(target)

\Leftrightarrow : *SWAP* gate
 \rightarrow : *CNOT* gate

Universality and threshold

- Need extra single qubit gates for universality

Use “quantum software”:

(Aliferis, PhD Thesis,
Caltech (2006))

- Noisy $|+i\rangle$ purification
- State injection at algorithmic level

- Threshold (for CSS gates)

$$\epsilon_0 = 1.83 \times 10^{-5}$$

Memory errors
equal 1/10 of gate
errors

Latency gain: $\left(\frac{16}{35}\right)^k \sim (0.45)^k$ for CNOT 1-Rec

Summary

- Error correction is the bottleneck for latency in concatenated FTQC
- EC latency depends on the code chosen
- When locality and dimensionality constraints are considered, codes with nice geometrical properties are very useful
- 9-qubit Bacon-Shor code turns out to be pretty optimal
- Total latency will depend on the number of concatenation levels, so codes with higher distance may be useful if they reduce the number of levels required
- Universality can be attained at the algorithmic level by state injection (optimizing this part has not been studied yet for this scheme)